

CLAIMS

1. A method comprising:

storing a tpd\_super\_rise\_time generic declaration and a tpd\_super\_fall\_time  
5 generic declaration for every VHDL gate model in a VHDL technology library;

initializing other generic variables corresponding to every VHDL gate model in  
the VHDL technology library to an equation representing a correlation policy; and

storing an updated VHDL technology library including

the tpd\_super\_rise\_time generic declaration and the  
10 tpd\_super\_fall\_time generic declaration for every VHDL gate model, and  
the initialized other generic variables.

2. The method of claim 1, wherein the correlation policy comprises:

collecting all generic variables in a VHDL standard delay file;

selecting a generic variable; and

extracting all delay values for the selected generic variable.

**EXPRESS MAIL LABEL NO. EL863783632US**

3. A method comprising:

binding correlated delay constants in a 3-dimensional variable data array structure to a VHDL technology library.

5 4. The method of claim 3 wherein the 3-dimensional variable data array structure comprises:

a z-axis representing a set of common blocks for each logical topology of a VHDL logic gate;

an x-axis representing a delay name for the gate topology; and

a y-axis representing an actual delay value.

5. The method of claim 4, wherein the z-axis of the data structure represents a generic delay name common to a plurality of logic gates.

6. A method comprising:

using a `tpd_super_rise_time` generic declaration and a `tpd_super_fall_time` generic declaration, each generic declaration comprising at least one pointer, for every VHDL gate model in a VHDL technology library to index into a 3-dimensional variable data array structure comprising delay values; and

resolving the pointers when VHDL modules are linked together.

7. A system comprising:

a processor/controller; and

a memory for storing a VHDL technology library and a VHDL technology library modifier, the memory communicatively coupled to the processor/controller, for

5 inserting a `tpd_super_rise_time` generic declaration and a `tpd_super_fall_time` generic declaration for at least one VHDL gate model in the VHDL technology library,

initializing other generic variables in every VHDL gate model in the VHDL technology library to an equation representing a correlation policy, and

10 storing an updated VHDL technology library including the `tpd_super_rise_time` generic declaration and the `tpd_super_fall_time` generic declaration for the at least one VHDL gate model, and including the initialized other generic variables.

15 8. The system of claim 7, further comprising:

the memory for storing a VHDL correlation file and a VHDL standard delay file; and

20 a program memory, communicatively coupled to the processor/controller and the memory, for storing a VHDL simulator, and for binding correlated delay constants in a 3-dimensional variable data array structure to a VHDL technology library.



10. A computer readable medium, comprising instructions for:

storing a tpd\_super\_rise\_time generic declaration and a tpd\_super\_fall\_time generic declaration for every VHDL gate model in a VHDL technology library;

5 initializing other generic variables corresponding to every VHDL gate model in the VHDL technology library to an equation representing a correlation policy; and

storing an updated VHDL technology library including

the tpd\_super\_rise\_time generic declaration and the tpd\_super\_fall\_time generic declaration for every VHDL gate model, and

10 the initialized other generic variables.

11. The computer readable medium of claim 10, wherein the correlation policy comprises:

collecting all generic variables in a VHDL standard delay file;

15 selecting a generic variable; and

extracting all delay values for the selected generic variable.

**EXPRESS MAIL LABEL NO. EL863783632US**

12. A computer readable medium comprising instructions for:  
binding correlated delay constants in a 3-dimensional variable data array  
structure to a VHDL technology library.

5 13. The computer readable medium of claim 12 wherein the 3-dimensional  
variable data array structure comprises:

a z-axis representing a set of common blocks for each logical topology of a  
VHDL logic gate;

an x-axis representing a delay name for the gate topology; and

10 a y-axis representing an actual delay value.

14. The computer readable medium of claim 13, wherein the z-axis of the data  
structure represents a generic delay name common to a plurality of logic gates.

**EXPRESS MAIL LABEL NO. EL863783632US**

15. A computer readable medium comprising instructions for:

using a `tpd_super_rise_time` generic declaration and a `tpd_super_fall_time` generic declaration, each generic declaration comprising at least one pointer, for every VHDL gate model in a VHDL technology library to index into a 3-dimensional variable data array structure comprising delay values; and

resolving the pointers when VHDL modules are linked together.